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Test sequence controlAbstract Built-in-test (BIT) is responsible for equipment fault detection, so the test data correct-
ness directly inﬂuences diagnosis results. Equipment suffers all kinds of environment stresses, such
as temperature, vibration, and electromagnetic stress. As embedded testing facility, BIT also suffers
from these stresses and the interferences/faults are caused, so that the test course is inﬂuenced,
resulting in incredible results. Therefore it is necessary to monitor test data and judge test failures.
Stress monitor and BIT self-diagnosis would redound to BIT reliability, but the existing anti-
jamming researches are mainly safeguard design and signal process. This paper focuses on test
results monitor and BIT equipment (BITE) failure judge, and a series of improved approaches is
proposed. Firstly the stress inﬂuences on components are illustrated and the effects on the diagnosis
results are summarized. Secondly a composite BIT program is proposed with information integra-
tion, and a stress monitor program is given. Thirdly, based on the detailed analysis of system faults
and forms of BIT results, the test sequence control method is proposed. It assists BITE failure judge
and reduces error probability. Finally the validation cases prove that these approaches enhance
credibility.
 2015 Production and hosting by Elsevier Ltd. on behalf of CSAA & BUAA. This is an open access
article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
Built-in-test (BIT) system is an afﬁliated part with functions of
health management and fault diagnosis.1,2 Its test course is
constituted by electronic components and connectors.3 Thetest data is sent to processors and memorizers for operation
and storage by transmission path (ﬁber, cable, bus, etc.), so
its correctness relies on BIT equipment (BITE) state. However,
testing is interfered by environment stresses, which will even
cause the corresponding failures. The wrong test results are
direct consequences which cause BIT false alarms and non-
detection.4–7 The data correctness should be guaranteed and
BITE failures must be judged, thus the stress monitor program
and test sequence control method are proposed to enhance
self-diagnosis capacity of BIT system.
The designers prefer protection designs, while BIT improve-
ment methods have been proposed. NASA has been research-
ing on aviation BIT system and indicated that BITE reliability
is critical. Certain methods are: continuous monitor, voter,
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state and measuring errors cause test errors, so the test data
temperately exceeds to cause wrong alarms.11 For effective
maintenance action, false alarm analysis and reduction are
necessary.12 It is acknowledged that most BIT errors derive
from data gathering and process and there are many methods
to solve this problem, among which Rahman et al. propose a
novel framework for sensor data.13 Allen indicates that BIT
itself is a main cause of false alarms and the Bayes theory is
an effective solution.14 The equipment working environment
is becoming worse with the wide application and high indexes;
Deng et al. think that both of the intermittent fault and the
environment stress are main causes of false alarms.15 The
direct consequences are that BITE failures become common,
so that the BIT self-diagnosis technology is necessary and
essential.
This paper illustrates the consequences inﬂuenced by the
environment stresses. Then the composite BIT program is
summarized and BITE failure judge method is proposed to
get correct diagnosis results. The program weakens the stress
inﬂuences; the stress monitor gives an accessorial judgment
for test results; the BIT test results are analyzed and classiﬁed
for sequence control method. These methods are used in a
radar testability improvement project and their efﬁciencies
are proved.
2. Influences of environment stress
Different kinds of stresses are dominant under special condi-
tions: the temperature is difﬁcult to control in upper air and
deep sea; the vibration increases with high acceleration and
agility; great integration degree makes the electronic compo-
nents be interfered by electromagnetic stress more easily. The
subassemblies of test course are inﬂuenced, causing interfer-
ence/failure, so the test data errors are generated. Fig. 1 shows
how the stresses inﬂuence testing and result in BITE failures.
Then BIT system cannot run successfully and the fault diagno-
sis results become unreliable.
(1) Temperature stress
The equipment constantly suffers temperature stress during
all life time. The typical failure modes include parameter ﬂoat,
sealing failure, component aging, bad contact, etc. For exam-
ple, the high integrated circuits (IC) work and generatedFig. 1 Illustration of environment inﬂthermo. The heat-collecting phenomenon is obvious to cause
these severe failure modes. This stress causes 40% time stress
failures.16–19
(2) Vibration stress
The main vibration forms are as follows: the connectors
suffer vibration with quite higher amplitude; the sympathetic
vibration occurs with similar frequencies; fatigue damage is
caused by too many vibration circulations. The common fail-
ure modes include crack, short circuit, looseness, contact open,
etc. It causes 27% time stress failures.20
(3) Electromagnetism stress
This stress is acknowledged as a critical factor for electron
devices, without concrete statistical data. The typical failure
modes include semiconductor puncture, lap joint, false action,
short circuit, etc. There are two main consequences: the system
would recover with no physical damage; the permanent fail-
ures occur with direct damage. For example, the common radi-
ation threshold of semiconductor damage is 105–102 J/cm2;
for the damageable device, it is reduced to 0.1–1.0 lJ/cm2; for
instantaneous failures, the threshold is lowered by 2–3 orders
of magnitude.
Fig. 2 shows the high frequency simulator structure (HFSS)
simulation model of an electric circuit (multi-chip module,
MCM). It is in the cabinet made by aluminum 5A06 and the
thickness is 7 mm. Figs. 2(a)–(b) is the HFSS analytical results
of the overall and local model separately. The stress concentra-
tion is not obvious, the maximum and common values only
have about 2 multiple difference.21 The coupling current
mainly enters from pin and line. With coupling electric signals,
the MCM cannot work normally.
(4) Analysis of BIT system inﬂuences
The stresses inﬂuence reliability and performance of BIT
system seriously, so that uncertain aftereffects occur and data
credibility declines. It is known that: the stress inﬂuences BIT
results; it causes system and BITE failures; the errors can be
weakened but not eliminated. The BIT correctness is deﬁned
by test course, feature signals and noise. When the noise grows
larger, the output signal ﬂuctuates and test data changes; when
there are failures on test course, test data uncertainty occurs.uences and corresponding solutions.
Fig. 2 HFSS analysis of electromagnetic stress.
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become unreliable with time and amplitude.
Assume xr and xt are real value and test result of fault fea-
ture separately and Th is fault alarm threshold. The system
healthy probability is that xr is in normal range,
PðNormalÞ ¼ Pðxr < ThÞ; BIT pass probability is that xt is
less than Th, PðPassÞ ¼ Pðxt < ThÞ. Because of stress effect
and measure errors, they are not equal, xr–xt. So BIT pass
does not indicate normal state completely,
PðPassÞ–PðNormalÞ. BIT no-pass does not equal faulty state,
PðNPassÞ–PðFaultÞ. Then there may be many wrong BIT
alarms, most of which would be eliminated by test data pro-
cess. But some may remain to form BIT false alarms and the
effective alarms neglect results in non-detection.
Eqs. (1) and (2) are BIT false alarm rate (FAR) and non-
detection rate (NDR). Where, x indicates BIT pass and x is
BIT alarm, S indicates stress and D is the error by test
course. FAR is the probability that healthy system is judged
faulty, and NDR is the probability that faulty system is
judged healthy. The reasons are stress effect and BITE
failure.3 Test credibility would be enhanced with proper
diagnosis.
FAR¼Pðxjxt;xr <ThÞ Pðxt >Thjxr <ThÞ
¼P½xtðSÞ>Thjxr <ThþP½ðxtþDÞ>Thjxr <Th ð1Þ
NDR¼Pðxjxt;xr >ThÞ Pðxt <Thjxr >ThÞ
¼P½xtðSÞ<Thjxr >Th þP½ðxtþDÞ<Thjxr >Th ð2Þ
For single test of independent feature, assume that the xt
accords with the normal distribution Rðl; rÞ and the cumula-
tive probability function is uðTh;k; rÞ. Where l is current fea-
ture value, r is BIT reliability, k is the health point and Th0 is
the health critical line. If Th is in ð0;Th0, FAR includes two
parts: if k is on the left side of Th, k < Th, the false alarm
probability is 1 uðTh;k; rÞ; otherwise, it is uðk Th;0; rÞ.
When Th is in ðTh0; 1, FAR is completely decided by the prob-
ability that k > Th, uðk Th;0; rÞ.
FAR ¼ NFA=ðNFA þNDÞ becomes
FAR ¼
R Th0
0
uðk Th;0; rÞdkR Th0
0
uðk Th;0; rÞdkþ R 1
0
uðx Th;0; rÞdk
ð3Þ
Similarly, NDR ¼ NND=ðNND þNDÞ becomes
NDR ¼
R 1
Th0 uðTh k; 0; rÞdkR 1
Th0 uðTh k; 0; rÞdkþ
R 1
0
uðx Th;0; rÞdk
ð4Þ3. Central BIT management
There are some useful testability designs described in introduc-
tion. Furthermore a central BIT management can reduce stress
inﬂuences and advance test data efﬁciency. It includes the com-
posite BIT program and stress monitor.
3.1. Composite BIT program
By integrating the existing test items and BITE, the composite
BIT program is planned on system level. It handles and
records test data of (all) periodic BIT and (some) maintenance
BIT. They reﬂect system health state of all life cycle. It includes
two parts: all the possible components are integrated for efﬁ-
ciency and protection; the software controls BIT and manages
BIT information.
BITE failure rate FBIT is quite lower than the corresponding
line-replacement-unit (LRU) failure rate FLRU, and their usual
failure rate ratio is 10FBIT 6 FLRU. However, BITE is embed-
ded, both failure rate rises and lifting speeds are similar,
DFBIT  DFLRU. Then BIT system reliability cannot be guaran-
teed. All the feeble components are required to be located in an
individual part to prevent stress interference. The composite
BIT centralizes the process parts and the BIT test points only
have data gathering facilities. By effective defense, BITE fail-
ure rate rise is lowered, DFBIT  DFLRU. The integrated BIT
design needs collectivity design and the cost is higher, but
the anti-stress capability is better.
The program diagnoses with historical records and LRU
failure rate in the database to locate the fault in size-stated
ambiguous group. It contains the modules of BIT control, data
gathering, data process, database management and display.
An industrialized computer is used to gather and process infor-
mation. It selects needed test items and gives test requests to
related LRU. Fig. 3 depicts how the composition BIT program
works. Firstly the BIT data from subsystems is sent to data-
base after decode. Secondly the false alarms are removed with
certain rules in database. Thirdly the fault isolation module
works with real-time and historical information. Finally the
results are presented to users. The diagnosis tree and LRU fail-
ure rate are required for isolation. The tree is gained by
eXpress, testability engineering and maintenance system
(TEAMS), testability analysis, design and evaluation system
(TADES) or other software. The test and control module man-
ages test items, responsible for communication with other con-
trol subsystem.
Fig. 3 Flowchart of composite BIT program.
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If the stress becomes considerable, the probability of BITE
failure grows higher and the test data becomes unbelievable.
In Fig. 4, the x-axis denotes the stress, and the y-axis denotes
the value of failure rate and health. Their relation is: in the
rated area ð0;S1, the failure rate remains at a lower value; with
increased stress ðS1;S2, the system is interfered; in the damage
area ðS2;S3, the damage increases and intermittent faults
occur; when it achieves endurable limit S > S3, the permanent
faults occur. The interference usually causes data ﬂuctuation
and high stress causes the damage.
Therefore, a stress monitor is required to judge testing reli-
ability and its purpose is an elementary judgment. Fig. 3 shows
that it helps false alarm cut.
(1) Because the defense capabilities are different, the BIT
system failure rate is F BIT ¼
Pp
i¼1aiF i þ
Pq
j¼1bF j; ai
and F i depict defense coefﬁcient and failure rate of i
BITE separately; b and F j depict defense coefﬁcient
and failure rate of central BITE separately.
(2) The components’ failure rate change with environment
stress, and F iðSÞ denotes the failure rate with stress S.
F iðSÞ is gained by relative materials or reliability
experiments, whole BITE failure rate is
F BITðSÞ ¼
Pp
i¼1aiF iðSÞ þ
Pq
j¼1bF jðSÞ .
(3) Using BIT test credibility to guarantee BIT results,
which is 10 times higher than the main system. If BIT
health accords with monitor program, the BIT system
failure rate is only correlative with test course. Then
BIT credibility isFig. 4 Relationship between health probability and stress.PðTESTÞ ¼ lP0BITðSÞ ¼ l 1
Xp0
i¼1
aiFiðSÞ 
Xq0
j¼1
bFjðSÞ
 !
ð5Þ
where PðTESTÞ indicates BIT credibility, P0BITðSÞ credibility of
test course and l the credibility extent.
(4) If P ðTESTÞ > PTh, BITE failure probability is lower
than credibility. BIT result takes less risk and it is
believable.
4. BIT self-diagnosis
4.1. Analysis of test data and fault forms
The basic detection principle of BIT system is to test fault fea-
ture and judge whether it exceeds the alarm threshold. Because
the maintainers only need binary classiﬁcation of system run-
ning state (normal or faulty), all inconformity results are
judged faults. But the fault diagnosis is not so simple. Because
the fault conditions may be iterative and the features represent
different forms, the forms of faults and test data have various
representations too. It may include no signal, continuous or
discontinuous excess, error code and unequal value. Both of
system and BIT states can be diagnosed exactly based on all
the conditions of test data.
Actually the BIT results and main system fault forms are
mainly classiﬁed into three forms: no-data, unequal, error
code. The BIT data forms could show the kind of the sys-
tem/BITE failures. It helps judge the BIT results correctness
by comprehensively analyzing these states. The main system
health states are [‘‘normal”, ‘‘no-data”, ‘‘unequal”, ‘‘error
code”], whose correspondent symbols are ½0;Ø; 1;R; BIT
result forms are [‘‘normal”, ‘‘no-data”, ‘‘all normal”, ‘‘all
fault”, ‘‘error code”], whose correspondent symbols are
½0;Ø; 0; 1;R. Assume that the equipment failure rate is kE
and BITE failure rate is kBIT. ½PEð0Þ;PEðØÞ;PEð1Þ;PEðRÞ ¼
½a; b; c; d, ½PBð0Þ;PBðØÞ;PBð0Þ;PBð1Þ;PBðRÞ ¼ ½a; b; c; d; e,
bþ cþ d ¼ kE, bþ cþ dþ e ¼ kBIT, aþ kE ¼ 1, aþ kBIT ¼ 1,
kE P 10kBIT, a kE, and a kBIT.
Table 1 shows all the test conditions, corresponding proba-
bilities and actual system/BIT state. The basic principles are as
follows: when BIT system is normal, the results are believable;
it is false alarm with normal main system and abnormal BIT;
both faulty probabilities are tiny, but there are many kinds of
results, such as wrong result with non-detection and coincident
Table 1 Fault diagnosis probabilities by analyzing test results.
Number Main system BIT system Test result Diagnosis Probability Actual condition
1 0 0 0 0 a a Correct result
2 0 Ø Ø 1 a b False alarm
3 0 0 0 0 a c Correct result, actual non-detection
4 0 1 1 1 a d False alarm
5 0 R R 1 a e False alarm
6 Ø 0 Ø 1 b a Correct result
7 Ø Ø Ø 1 b b Correct result, actual wrong
8 Ø 0 0 0 b c Wrong result, actual non-detection
9 Ø 1 1 1 b d Correct result, actual wrong
10 Ø R R 1 b e Correct result, actual wrong
11 1 0 1 1 c a Correct result
12 1 Ø Ø 1 c b Correct result, actual wrong
13 1 0 0 0 c c Wrong result, actual non-detection
14 1 1 1 1 c d Correct result, actual wrong
15 1 R R 1 c e Correct result, actual wrong
16 R 0 R 1 d a Correct result
17 R Ø Ø 1 d b Correct result, actual wrong
18 R 0 0 0 d c Wrong result, actual non-detection
19 R 1 1 1 d d Correct result, actual wrong
20 R R R 1 d e Correct result, actual wrong
1654 G. Wang et al.correct result; the max probability is that both of system and
BIT are normal, a a; the consequences are usually wrong
with BITE failures. But whether BIT or equipment has faults
is still unknown. For example, the main system is normal with
abnormal BIT, including a b, a c, a d and a e. That
may cause BIT false alarm.
If feature ﬂuctuation and test errors are ignored, the false
alarm and non-detection are only caused by BITE failures.
According to Table 1: Eq. (6) denotes correct diagnosis results
by normal BIT; Eq. (7) indicates that BITE failures cause two
kinds of false alarms; Eq. (8) is false alarm by wrong location;
Eq. (9) is false alarm by wrong detection; Eq. (10) is non-
detection.
The diagnosis validity relies on raw data, and the existing
methods are prone to give more information. The direct method
to guarantee the correctness of the results is that BIT alarms
when it has faults. The non-detection caused by BIT ‘‘all
normal” are eliminated but whether equipment/BIT has faults
is unknown, so the test sequence control method is proposed.
Corr¼PðNormal BITÞ¼ ðaþbþ cþdÞa¼ a ð6Þ
FARPðxt >Thjxr<ThÞ¼FAR1þFAR2 ð7Þ
FAR1¼PðFaulty BITjFaulty BITÞ¼ ðbþ cþdÞðbþdþ eÞ ð8Þ
FAR2¼PðFaulty BITjNormal systemÞ
¼
X
kBIT
afðkBITÞ¼ aðbþdþ eÞ ð9Þ
NDRPðxt <Thjxr >ThÞ¼PðFaulty BITjFaulty systemÞ
 ðaþbþ cþdÞc ð10Þ4.2. Test sequence control method
4.2.1. Testing principle
Actually interference can be classiﬁed as temporary failures, so
the test results rely on test course. If the environment stressinterference is excluded, only BITE failures inﬂuence diag-
noses. By comparative analysis of test data and system/BIT
fault, it is possible to achieve BIT self-diagnosis. If BIT results
are deﬁned, whether there are failures of test course could be
judged by comparing test results and preconcerted results.
The test sequence control method proves feasibility.
The method includes three parts: a series of designated data
is produced; BIT results are gained by testing the feature sig-
nals; the actual conditions are diagnosed by comparing the
results with correct results. These results should contain all
the system/BITE failures. The concrete steps are that the test
period t is divided into 4 parts, ½t0; t1, ½t1; t2, ½t2; t3 and
½t3; t4. In ½t0; t1, there is no input; in ½t1; t2, the input signal
is normal and designated result is ‘‘0”; in ½t2; t3, the input sig-
nal is abnormal and the designated result is ‘‘1”; in ½t3; t4, the
input signal is practical system signal and the test result is the
existing state. Then the test results are ½Ø; 0; 1;Vr, Vr is prac-
tical BIT test value. If the former 3 parts get correct results,
BIT result for main system state is believable; otherwise the
BIT system has failures itself.
As Table 2 shows, the test data and results have a corre-
sponding relationship. According to these test data, the BIT
results are gained. The test results may have many kinds of
permutations and combinations, 44 ¼ 256. However a great
number of results are inexistent in practice, such as
½Ø; 0; 0; 1. It means BIT result is ‘‘no-data” in ½t0; t1, ‘‘normal”
in ½t1; t2 and ½t2; t3, ‘‘faulty” in ½t3; t4. If BIT has failures that
it must give ‘‘all normal” persistently, it should not give
‘‘faulty” in ½t3; t4 and the ‘‘1” result is a contrary consequence.
The main possible test results are shown in Table 2. By com-
paring actual results, BITE failures could be established.
4.2.2. Testing circuit design
This kind of method is mostly like the combination of active
BIT and improved drive signals. It is a kind of method for des-
ignated testing and the drive signal is imported to detect the
Table 2 Comparison of test data and BIT results.
Test data Test result Problem Resolution
½Ø; 0; 1; 0½Ø; 0; 1; 1 Normal BIT, normal system
½Ø; 0; 0; 0½Ø; 1; 1; 1
½R;R;R;R½Ø;Ø;Ø;Ø
Faulty BIT Unknown system health state Oﬄine test
½Ø;R;R;R Faulty BIT/system Whether the system/BIT has faults Oﬄine test
½Ø; 0; 0; 1 Inexistent test results
..
.
Test results judgment method based on BIT faults 1655appointed components. Because the drive signal is set before-
hand, the results would not be inﬂuenced by other component
and the environment interference with input signal is weak-
ened. Fig. 5 illustrates the principle of active BIT: system/
BIT gives drive signal; the unit under test (UUT) processes
these data; the results are tested; test data is compared with set-
tled consequence; the diagnosis conclusion is given to the com-
posite BIT program.
Different from active BIT, test sequence method needs
additional BIT performance. As Fig. 6 shows, sequence con-
trol and signal adjustment circuit ought to be added before
testing. The sequence control part is used for allocating test
time, and then the output results and test order are set. The sig-
nal adjustment methods include signal multiplication/demulti
plication and noise superimposition, so the output results
become required signal by signal adjustment. By adding signal
adjustment and sequence control module, a series of acquired
results is gained.
There are several deﬁnition methods of normal and fault
signal, the designers must select appropriate one.
(1) The comparison part is based on the tested fault feature
value. Even the test item is in a speciﬁc range, it could be
changed into an upper limit and a lower limit, which is
easy to get designated signals.
(2) The multiplication circuit is needed. For example, the
normal signal is set 1/2 or 1/3 of real value. If it still can-
not meet the normal requirement, then the main system
fault extent is severe.Fig. 5 Principle of active BIT.
Fig. 6 Circuit diagram design for test sequence design.(3) The fault value can take noise superimposition to get
BITE failure form of ‘‘all 1”.
5. Validations
Take a radar testability improvement project as an example to
validate the methods effectiveness.
(1) Composite BIT program
Fig. 7 indicates the testability design and the broken lines
show the improvements. By integrating all possible BIT com-
ponents and strengthening defense capacity, the stress inﬂu-
ence is reduced. By optimizing existing test items and
handling all the BIT information synthetically, a composite
BIT program is formed. The integrated BIT design gives the
hardware better protection. The composite BIT program uses
test data more sufﬁciently and the false alarms are reduced.
Based on the theoretical analysis, it can guarantee 90% BITE
reliability indexes and reduce 30% false alarms. But the prac-
tical application and consequences are still unknown without
the users’ feedback data.
(2) Stress monitor program
Take electro-static discharge (ESD) effect on certain
component as an example. Its fault rate is kiE ¼ 8 106 with
BITE fault rate kiBIT ¼ 7:3 107. Fig. 8 shows the relation-
ship between fault feature and electric stress. In this example,
the ordinate is current ampliﬁcation factor of transistor
and the abscissa is ESD voltage. The stress threshold is
calculated. Fig. 9 shows boundary by neural network,
S ¼ 700V. But BITE failure rate is nearly half of main systemFig. 7 Radar BIT design improvement.
Fig. 9 Test result credibility boundary.
1656 G. Wang et al.0:5kiE ¼ 4 106. Actually the BITE failure rate becomes quite
high when it exceeds 200V, kiBIT  8 107. The BIT results
are unbelievable, so stress threshold is directly setting
S > 200V.
(3) BIT self-diagnosis
Take electrical source voltage test for example. Because
each test result is uncertainty, BIT and system failure rates
are divided equivalently for various failure forms,
b ¼ c ¼ d ¼ e ¼ 0:25kBIT, b ¼ c ¼ d ¼ 0:33kE, kBIT P 10kE.
The steps of test sequence control method are as follows:
(a) The value is required in the range ½Thl;Thh. It should
not be larger than top limit threshold Thh or smaller
than lower limit threshold Thl.Table 3 Comparison of test data and practical condition.
Failure mode Test data Practical condition
Voltage ﬂuctuation ½Ø; 0; 1; 0 Normal system
Normal BIT
½Ø; 0; 1; 1 Faulty system
Normal BIT
½Ø; 0; 1; 1;½Ø;R;R;R Faulty system
½Ø;Ø;Ø;Ø;½R;R;R;R Faulty BIT
½Ø;Ø;Ø;Ø;½R;R;R;R Normal system
½Ø; 0; 0; 0;½Ø; 1; 1; 1 Faulty BIT
½Ø;R;R;R Faulty BIT/system
Fig. 8 Relationship curve of feature value and ESD voltage.
Table 4 Testability improvements in radar project.
Subsystem Testing item Method
Frequency resource Clock signal spectrum test Active test
Transmission/reception Test of packed received data BIT hardware in
Transmission/reception Test of power temperature Stress monitor p
Signal process FPGA temperature test Stress monitor p
Array process Process function test Test sequence co
Power Voltage test Test sequence co
Note: FPGA – Field-programmable gate array.(b) Design test sequence circuit with methods is in Sec-
tion 4.2.2, including sequence control and signal
adjustment.
(c) Use hardware integration method: the comparison cir-
cuit is integrated in the main system and sensors are at
the signal output location.
(d) Test sequence method is based on comparison of practi-
cal conditions and test data presentations.
Table 3 is the comparison of test data forms and practical
condition, and then the maintainers could get fault diagnosis
results. Where ½Ø;R;R;R means the main system state is ‘‘er-
ror code”, so the multiplication and practical signals are all
messy. ½Ø;Ø;Ø;Ø, ½R;R;R;R, ½Ø; 0; 0; 0 and ½Ø; 1; 1; 1 rep-
resent BITE failures. The ofﬂine test is required because the
main system health is still unknown.
Assume that all BIT testing results are correct, then the
non-detection rate and false alarm rate are reduced. The
reduced NDR is ðaþ bþ cþ dÞc ¼ 0:25kBIT; reduced FAR is
ðaþ bþ cþ dÞðbþ dþ eÞ ¼ 0:75kBIT.
(1) Validation results
The methods in this paper are used in the radar testability
design and the results are favorable. The improvements avoid
wrong test data and the BITE failures are detected to some
extent. The composite BIT design makes the BIT hardware
get better protection and BIT information more effective.
The stress monitor program can generally manage the sensors
and simply judge the test data. The test sequence control
method manages BIT information comprehensively and gives
credible diagnosis results. Table 4 shows several testability
improvements.Before After
Non-detection Detectable
tegration Test is unreliable with stress The defense is eﬀective
rogram The stress is undetectable Alarm for unreliable data
rogram The stress is undetectable Alarm for unreliable data
ntrol BITE failure is undetectable Alarm for BITE failure
ntrol BITE failure is undetectable Alarm for BITE failure
Test results judgment method based on BIT faults 16576. Conclusions
By analyzing the inﬂuence of stress on electrical components,
hardware failures and signal interference are common during
test course. Current defense methods could not guarantee
BIT reliability, so structure improvement and BIT self-
diagnosis technologies are required. A synthesis processing sta-
tion is established by central BIT management, so the BIT data
efﬁciency is enhanced. Furthermore, the stress monitor is an
elementary data judge condition, which can be important sup-
plement of composite BIT program. Based on various equip-
ment/BIT failure forms, the test sequence control method is
proposed. Its main value on test anti-jamming is ensuring cor-
rect test data. With certain radar BIT improvements, it is
proved that the methods could increase BIT diagnosis
capacity.
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